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RELIABILITY AND COMPUTING TECHNIQUES
FOR NANO SWITCHING ARRAYS
SUMMARY
Lithographic top-down based production of integrated circuits are approaching the
limits in a manner of both feasibility and commercial aspects. In spite of the fact
that, Moore’s Law keeps holding, emerging technologies need to be considered.
Crossbar based nano switching arrays are shown to be a likely candidate to overcome
shortcomings of current CMOS based paradigm or coexist as a complementary
instrument. Abundant research papers in literature help to support this claim.
Nano-arrays are produced with placing a group of nanowires aligned parallel to each
other on another group of nanowires orthogonally. Crosspoints present between top
and bottom nanowires act as a switching device. According to the preference, switches
might show resistor, diode or FET like characteristics.
Computing with nano-arrays are similar to the Programmable Logic Arrays (PLA).
Every switch can be appointed to the corresponding logic element found in the boolean
function which is realized with the crossbar in question. Nevertheless, the nature of
nano-fabrication contains random elements and devices obtained from the process are
prone to have faulty components. As a result, realization of target logic functions with
nano-arrays differ from PLA due to the number of considerable faulty components.
Since discarding faulty devices would not be practical and sustainable, fault tolerance
and reliability of crossbar based nano switching arrays are extensively studied in this
thesis. Most common faults occur in described switches can be categorized under two
main titles which are permanent and transient. Also, two categories have subtitles such
as stuck-open, stuck-closed and nanowire break-downs. Because of the immense effect
of nanowire break-downs, they are excluded from the body of study.
Permanent faults are taken into account by independently assigning stuck-open and
stuck-closed defect probabilities into crosspoints. After obtaining defective array,
following step is determining whether there is a valid mapping of a given logic
function on defective array. In the presence of permanent faults, a heuristic algorithm
using index sorting, backtracking and matrix multiplication techniques is proposed.
The algorithm’s effectiveness is demonstrated on standard benchmark circuits that
shows 99% accuracy in accordance with the results of an exhaustive search algorithm.
Runtime and success rate of algorithm is presented with experimental results of
simulation using standard industry benchmark circuits.
In the presence of transient faults, tolerance analysis is performed by recursively
constructing equivalent sets of implemented logic functions. It is demonstrated that
transient faults causing OFF-to-ON state changes in crosspoints do not necessarily
cause the array to produce an incorrect output; they can be discarded. Difference
between the assumed and the actual fault tolerance performances, which is obtained
with the proposed algebraic method, is presented with standard benchmark circuits for
several fault rates.
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NANO ANAHTARLAMALI DI˙ZI˙NLER I˙ÇI˙N
GÜVENI˙LI˙RLI˙K VE HESAPLAMA TEKNI˙KLERI˙
ÖZET
Ticari ve uygulama yönü ele alındıg˘ında, yukarıdan as¸ag˘ıya litografik entegre-devre
üretimi limitine ulas¸maktadır. Moore Yasası’nın öngörüsü geçerlilig˘ini sürdürse de
yeni ortaya çıkan ve alternatif teknolojiler göz önünde bulundurulmalıdır. En güncel
Yarıiletkenler için Uluslararası Teknoloji Yol Haritası raporlarında da belirtildig˘i gibi
alternatif teknoloji arayıs¸ları devam etmektedir.
Özellikle nano boyuta inildig˘inde ortaya çıkan sızıntı, hatalı üretimin yükseklig˘i gibi
transistor sorunları, CMOS teknolojisinin üstesinden gelmesi gereken zorlukların en
önemlileridir. Bahsedilen konular bu alanlarda çalıs¸an aras¸tırmacıları hesaplama,
hafıza gibi devre yapılarında kullanılmak üzere farklı yaklas¸ımlar ve mimariler
tasarlamaya itmis¸tir.
CMOS teknolojisi göz önünde bulunduruldug˘unda yeni ortaya çıkan teknolojiler
fiziksel açıdan CMOS’a benzer ve benzer olmayan s¸eklinde iki kategoriye ayrılabilir.
Fiziksel açıdan CMOS teknolojisine benzer yapılar, silikon nano-teller ve karbon
nano-tüpler kullanarak devre elemanlarını üretir. Çalıs¸mada odaklanılan ızgara tabanlı
nano dizinler bu yaklas¸ımın bir örneg˘idir.
Fiziksel açıdan CMOS teknolojisine benzer olmayan yapılar, kuantum hücresel
otomat, spintronik, tek elektron transistörleri, moleküler elektronik, DNA ve biyolojik
hesaplamadır.
Yeni ortaya çıkan teknolojilerin üretim teknikleri, yukarıdan as¸ag˘ıya veya as¸ag˘ıdan
yukarıya yaklas¸ımlar s¸eklinde iki ana kategori altında toplanabilir.
Yukarıdan as¸ag˘ıya teknikler klasik litografi üretiminin iyiles¸tirilmesi s¸eklinde
ilerlemektedir ve marjinal fayda gün geçtikçe azalmaktadır.
As¸ag˘ıdan yukarıya teknikler ise devre elemanlarının tek bas¸ına üretilip daha sonra
montajlanmasına dayanır. Bu yaklas¸ımın avantajı yüksek derecede düzenli yapılar
olus¸turmaya elveris¸li olmasına rag˘men elde edilen elemanların geleneksel üretim
paradigmasına göre yüksek düzeyde hatalı eleman içermesidir. Tezde odaklanılan
teknoloji ızgara yapısına benzer nano anahtarlamalı dizinlerdir.
Aras¸tırmacıların gösterdig˘i gibi ızgara s¸eklinde üst üste yerles¸tirilmis¸ nano-tellerin
kesis¸im (jonksiyon) noktaları yarı iletkenlik özelliklerine göre direnç, diyot veya
FET benzeri yapılar ortaya çıkarmıs¸tır. Bu özellikten yararlanan ızgara tabanlı nano
anahtarlamalı dizinler, CMOS teknolojisinin eksikliklerinin üstesinden gelmeye veya
eksiklerini tamamlayıcı bir enstrüman olma konusunda olası bir adaydır. Literatürdeki
çalıs¸maların yog˘unlug˘u bu iddiayı destekler niteliktedir.
xxi
Nano dizinlerler hesaplama gerçekles¸tirmek için ortaya atılan farklı mimariler ayrıntılı
bir s¸ekilde incelenmis¸, aralarında farklar ve benzerlikler yapıya özgü karakteristik
özellikleri göz önünde bulundurularak açıklanmıs¸tır.
Teorik bir s¸ekilde modellenmis¸ yapıların yanı sıra fiziksel olarak gerçeklenmis¸ is¸lemci
ve sonlu durum makineleri de anlatılmıs¸tır.
Tezin gövdesini, bu ızgara yapıların lojik sentezinde ve hesaplamada kullanılması,
lojik fonksiyonların girdilerinin dag˘ılımlarının belirlenmesi ve yapıda olus¸an hatalara
rag˘men lojik fonksiyonun verilen ızgara yapıyla gerçeklenmesi olus¸turur. Ayrıca,
üretim sürecinden sonra ortaya çıkan geçici hataların devre üzerindeki etkileri ve
güvenilirlik analizi de göz önünde bulundurulmus¸tur.
Nano üretim dog˘ası gereg˘i rasgele süreçler içerir ve üretilen yapılar hatalı elemanlar
içermeye yatkındır. Tezin odak noktası üretimde olus¸an hatalar sonucu çalıs¸mayan
anahtarların sürece nasıl dahil edileceg˘idir. Hem nano-tellerin üretilmesi hem de
istenilen yapıların olus¸turulması için gerekli teknoloji oldukça pahalı ve zaman alıcı
oldug˘undan son ürünün hatalı olması sonucu ıskartaya çıkması söz konusu deg˘ildir.
Bu yüzden hatalı ürünlerin dolas¸ıma yeniden sokulması gerekir.
Üretim öncesi ve sonrası ortaya çıkan hatalar iki ana bas¸lık altında incelenebilir:
kalıcı ve geçici hatalar. Bu hata çes¸itleri ayrıca üç alt bas¸lıg˘a ayrılır: açık-durumda
takılı kalmıs¸, kapalı-durumda takılı kalmıs¸ hatalar ve nano-tel kırılmaları. Nano-tel
kırılmalarının devreye etkilerinin büyüklüg˘ü yüzünden aras¸tırmanın içerig˘ine dâhil
edilmemis¸tir.
Kalıcı hataların telafisi için sunulan algoritma lojik fonksiyonu ve hatalı nano-dizini
incelemek için matris modelini kullanmaktadır. Algoritmanın amacı iki matris
arasında bir es¸leme bulmaktır. Algoritmanın yaralandıg˘ı bulus¸sal (Heuristic)
yaklas¸ımlar indeks sıralaması, geri-izleme ve tek tek eleman çarpımlı matris çarpımı
teknikleridir.
I˙ndeks sıralaması, lojik ve nano-dizin matrisine es¸lenmesi gereken elemanların
sayılarına göre satır ve sütun deg˘is¸imleri uygular. Geri-izleme önceden es¸lenmis¸
bölümlerin takibini ve yeniden es¸lemeye sokulmasını düzenler. Tek tek eleman
çarpımlı matris çarpımı iki matris arasında es¸leme olup olmadıg˘ını ortaya çıkarır.
Kalıcı hataların telafisi için izlenen yol, lojik sentez yaparken hatalardan kaçınılması
veya hataların kullanılması s¸eklindedir. Bu çalıs¸mada hatalar lojik sentez is¸lemine
dahil edilmis¸ bir bas¸ka ifadeyle kullanılmıs¸tır. Deneysel sonuçlar için anahtar
görevi gören kesis¸im noktalarına rasgele hata atamaları yapılmıs¸tır. Daha sonra
standart bençmark devrelerinin, hatalı dizinle gerçeklenmesi veya gereçeklenememesi
incelenmis¸tir.
Sunulan algoritma tüm olasılıkları göz önünde bulunduran kaba kuvvet algoritmasıyla
kars¸ılas¸tırıldıg˘ında %99 dog˘ruluk oranı elde edilmis¸tir. Ek olarak algoritmanın her
bençmark fonksiyonu için ihtiyaç duydug˘u çalıs¸ma süreleri de deneysel sonuçlar
kısmında belirtilmis¸ ve dig˘er algoritmalarla kars¸ılas¸tırmaları sunulmus¸tur.
Üretim sonrası gerçekles¸tirilen lojik tasarım, hatalı yapıların yol açtıg˘ı bireysel
düzenlemeden ötürü tasarım algoritmalarının kos¸ma sürelerine verimlilik açısından
yakından bag˘lıdır. Bu yüzden yüksek performansa sahip hızlı çalıs¸ma süreleri tasarım
açısından göz ardı edilemeyecek önemdedir.
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Geçici hatalar lojik fonksiyonun nano dizinle gerçeklenip üretilmesinden sonra
ortaya çıktıg˘ı için hataların etkileri incelenmis¸tir. Açık-durumda takılı kalmıs¸ ve
kapalı-durumda takılı kalmıs¸ hataların devreye olan etkileri farklıdır. Açık-durumda
takılı kalmıs¸ hatalar devrede bulunan girdiyi devre dıs¸ı bırakırken, kapalı-durumda
takılı kalmıs¸ hatalar devreye yeni bir girdi eklemektedir.
Çalıs¸mada kullanılan lojik fonksiyonlar minimum formda yazıldıg˘ı için açık-durumda
takılı kalmıs¸ hataların telafisi mümkün deg˘ildir. Herhangi bir girdinin devre
dıs¸ı bırakılması minimum formda is¸lem yapıldıg˘ı için fonksiyondan alınan çıktıyı
deg˘is¸tirir.
Kapalı-durumda takılı kalmıs¸ hataların bazıları fonksiyonun karakterine göre telafi
edilebilir. Nano dizinle elde edilmis¸ lojik fonksiyona denk fonksiyonların bulunması,
telafi edilebilir hataların yerini göstermektedir. Çalıs¸mada sunulan metot verilen
bir lojik fonksiyona denk fonksiyonların cebirsel is¸lemlerle bulunmasının içerir. Bu
s¸ekilde telafi edilebilen hatalar belirlenmis¸ ve güvenilirlik analizi yapılmıs¸tır.
Deneysel sonuçlar kısmında sunulan algoritmanın dig˘er algoritmalarla kars¸ılas¸tırması
verilmis¸ ve çalıs¸ma süreleri incelenmis¸tir. Ayrıca verilen lojik fonksiyonun
gerçeklenmesi için verilen nano dizinin boyutunun algoritmanın çalıs¸ma süresine
etkileri gösterilmis¸tir. Lojik fonksiyonun boyutundan daha büyük nano dizinlerle
gerçeklemenin çalıs¸ma süresinin önemli seviyede etkiledig˘i görülmüs¸tür.
Algoritmada sunulan sıralama yaklas¸ımının etkinlig˘i yapılan benzetim sonuçlarıyla
açıklanmıs¸tır. Nano-dizin boyutunun algoritmanın çalıs¸ma süresi üzerindeki etkisi
farklı boyutların göz önünde bulundurulmasıyla gösterilmis¸tir.
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1. INTRODUCTION
1.1 Overview of Emerging Technology
Dominant approach towards integrated circuit production and computing is consisted
of working with perfect components until fabrication costs became hard to ignore
any longer. Most important issues scientist and engineers are facing concerning the
prevalent CMOS based integrated circuit design as follows [4]:
1. Ultra thin Gate Oxides
2. Short Channel Effects
3. Doping fluctuation
Developments in nanotechnology started to produce successful computational
elements [5] [6], however rate of defective elements are beyond the conventional
standard of industry. For this reason focus of researches begun heading through
working with defective structures.
After Hewlett-Packard Laboratories’ experimental parallel computer Teramac [7] is
shown to be a very efficient defect-tolerant computing paradigm, it was clear that even
with the presence of large defect rates it is possible to obtain successful computational
results.
In this thesis, crossbar based switching nano-arrays are used as general computing
structures. Nano-arrays are produced with placing a group of nanowires aligned
parallel to each other on another group of nanowires orthogonally. Crossbar
nanotechnologies are favorably achieved by nanotubes or nanowires [8] [1] such that
each crosspoint behaves as switching component. Diagrammatic representation of a
nano-array is shown in Figure 1.1. According to the technology preference, every
junction might show resistor, diode or FET like characteristics.
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Nano-arrays used in this study have reconfigurability features. After the production,
switches can be adjusted as desired. Reconfigurability yields the flexibility required
for working with faulty structures.
As mentioned before, fault-free nano-array production is time consuming and
expensive. For this reason, reutilization of imperfect nano-arrays is important.
Common faults occurs on switches are shown in figure 1.2. Most common faults occur
in described switches can be categorized under two main titles which are permanent
and transient. Also, two categories have subtitles such as stuck-open, stuck-closed and
nanowire break-downs. Because of the immense effect of nanowire break-downs, they
are excluded from the body of study.
Permanent faults occur during production phase and are know beforehand which means
they can be avoided while the mapping process of boolean function on the nano-array.
Transient faults occur after the production and mapping process, so their avoidance is
not possible with reconfiguration. Effects of transient faults are closely related to the
boolean function mapped on nano-array.
1.2 Purpose of Thesis
Main aim of the study presented here is to propose a fast heuristic algorithm to map a
boolean function on a defective nano-array in case of stuck-open and stuck-closed
Switching Crosspoint Nano-Crossbar Array
Figure 1.1 : Crossbar based switching array
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Nano-Crossbar
: Stuck-Closed
: Stuck-Open
: Nanowire Breakdown
Figure 1.2 : Type of faults occur on array switches.
permanent faults and failure analysis of transient faults occur after the mapping
process. As stated before, it is vital to overcome or benefit from faulty components
exist in nano-arrays.
1.3 Literature Review
Mapping a target boolean function on a defective nano-array is an NP-complete
problem [9]. In the worst-case scenario, an N x M logic function represented with
a matrix has N!.M! permutations that is intractable for a reasonable computing time.
Two main approaches to tackle this issue are defect-unaware finding k x k defect
free sub-array in a N x N crossbar [10] [11] [12] and defect-aware mapping which
uses graph based heuristics [13] [14] [15], Integer Linear Programming [16] [17] and
memetic algorithm [18]. In graph based methods, an initial appointment is made for
inputs to prune permutation space. However, in case of unfavorable appointment
the number of reconfiguration increases drastically to find a valid mapping. In the
proposed method, sorted matrices and index representations are used which helps to
eliminate impossible appointment at the start.
Defect-unaware algorithms aim to find the largest possible k × k defect free
sub-crossbar from a defective N×N crossbar where k ≤ N [10] [11] [12]. Detailed
yield analysis of these algorithms shows a common shortcoming: the algorithms are
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inefficient for high defect rates – k is much smaller than N [12]. When N = 250 and
the defect rate is 15% that is a reasonable value for nano arrays, the fastest algorithm
achieves k values as high as 30 [12]. It means that only 1% of the crossbar can be
used. In this regard, defect-aware approach based algorithms perform much more
satisfactorily [15] [19] [17]. A valid mapping is generally found using a 1.5 times
larger crossbar than the optimal size crossbar to implement a target Boolean function.
Note that for a specific target function, the larger the crossbar, the easier to find a
valid mapping due to an increase in solution space. Therefore it is challenging, as
well as desired for area considerations, to find a mapping with optimal size crossbars.
Presented defect-aware heuristic algorithm satisfy this expectation.
Defect-aware algorithms which use graph based heuristics, transform the mapping
problem into a graph isomorphism problem [13] [14] [15]. An initial input assignment
is made to prune the permutation space. However, in case of an unfavourable
assignment the number of reconfigurations needed to find a valid mapping increases
drastically . Additionally, the runtime quickly grows beyond practical limits, especially
for large-scale target functions. Other algorithms based on integer linear programming
also suffer from runtime inefficiency for large-scale functions [16] [17]. Apart from
the mentioned methods, a considerably fast memetic algorithm is proposed to tackle
this problem. [18]. Here the drawback is that the starting conditions affect the results
significantly. As an example, experimental results presented in [18] show as large as a
25 times difference in runtimes for the same size target functions. Proposed algorithm
works considerably faster compared to the algorithms in the literature with nearly
steady runtime values for the same size target functions and for large benchmarks such
as “table5” and “t481”. Additionally, the proposed algorithm shows 99% accuracy in
accordance with the results of an exhaustive search algorithm.
1.4 Key Concepts and Definitions
In this chapter, key concepts used throughout thesis are explained for both permanent
defects and transient failures.
Definition 1: Consider k independent Boolean variables, x1,x2, . . . ,xk. Boolean literals
are Boolean variables and their complements, i.e., x1, x¯1,x2, x¯2, . . . ,xk, x¯k.
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Definition 2: A product (P) is an AND of literals, e.g., P = x1x¯3x4. A set of a
product (SP) is a set containing all the product’s literals, e.g., if P = x1x¯3x4 then
SP = {x1, x¯3,x4}. A sum-of-products (SOP) expression is an OR of products.
Definition 3: A prime implicant (PI) of a Boolean function f is a product that implies
f such that removing any literal from the product results in a new product that does
not imply f .
Definition 4: An irredundant sum-of-products (ISOP) expression is an SOP expression,
where each product is a PI and no PI can be deleted without changing the Boolean
function f represented by the expression.
Definition 5: Function matrix is a representation of a Boolean function in SOP form
such that the function’s literals and products are appointed to the matrix columns and
rows, respectively. If a literal occurs in a product, it is denoted with 1; otherwise 0 is
assigned. Figure 1.3 (a) shows an example of a function matrix.
Definition 6: Crossbar matrix is a representation of a crossbar array such that
functional switches of crossbars are denoted with x; defective stuck-open and
stuck-closed switches are denoted with 0 and 1, respectively. Figure 1.3 (b) shows
examples of crossbar matrices by considering stuck-closed and stuck-open defects.
Definition 7: Logic inclusion ratio (IR) is defined as a ratio of the number of used
switches to the total number of switches in a crossbar. As an example, consider the
function matrix in Figure 1.3 (a). Here, the number of used switches is same as the
number of 1’s, so IR = 9/20.
5
Figure 1.3 : Matrix representation of logic function (a) and defective crossbar (b)
6
2. COMPUTING WITH NANO-ARRAYS
Nano-arrays are similiar to the Programmable Logic Arrays in terms of logic mapping.
There are AND and OR tiles for input and output lines for computation. At the early
stage of crossbar structures, diode based technologies was common, however due to
signal restoration need supplementary solutions was necessary.
In [20], coexisting CMOS and molecular electronics are proposed. Another paradigm
proposed for crossbar based nano-arrays is Nanofabrics [1] which is composed of logic
blocks as a compartmentalized tiles. Logic blocks are used for computation and signal
routing.
Apart from all that, in 2011 [21], a working reconfigurable crossbar based nano-array
is produced with fully functional switches. In addition, the same circuit is used as
a full-subtractor, multiplexer, demultiplexer and clocked D-latch functions with the
reconfiguration of switches.
It is clear that, nano-arrays can be used as a computing structures with the experimental
results acquired in [21]. Yet another example is a nano-computer implemented as finite
state machine in [6] which performs clocked multistage logic. It is demonstrated in
the mentioned paper that, both sequential and arithmetic logic can be realized with
nano-arrays which is also a promising answer towards integration issues voiced by
researchers.
Different nano-array architectures are shown in Table 2.1 with their features as
presented in [22] [23]. As can be seen from Table 2.1, every proposed architecture
has prevailing characteristics. However, CMOS assistance is required in terms of
signal restoration and other utilization for every architecture included as long as a FET
element is not introduced for gain.
Detailed explanation of each architecture will be given in next section with comparison
of crosspoint, nanofabrication, logic implementation, CMOS/Nanowire interface,
restoration, nanodevice function and funtion of CMOS.
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Figure 2.1 : Diagram of Nanofabrics [1]
2.1 Nano-array Based Architectures
Different architectures utilizing regular arrays of crossbars are demonstrated in this
section. Nanowires [24] and nanotubes [25] are building blocks of these architectures.
As a switching elements, programmable diodes and nFET-pFETs are implemented at
the crosspoint of arrays. Producing logic gate from the mentioned structures are shown
in [5].
Since computing with nano-arrays is an emerging paradigm, a single prevalent
architecture is not present. Every design has its advantage and disadvantages.
Following architectures are the promising candidates.
2.1.1 Nanofabrics
Nanofabrics consist of nanologic blocks that are connected with nanowires [1] and are
produced with chemically assembled electronic nanotechnology. Crosspoints act as a
programmable diode which implements a wired-OR logic.
Nanoblocks present in nanofabrics can be reconfigured in the post production and
perform logic functions. Also, nanoblocks might act as routing device to be interface
between different blocks. Schematic of nanoblocks are shown in Figure 2.1
9
Figure 2.2 : Diagram of CMOL approach [2]
2.1.2 NanoPla
Nanosclae Programmable Logic Array also uses programmable diodes for logic
implementation [26]. Unlike the Nanofabrics, NOR-NOr logic is used instead of
wired-OR logic. For signal restoration naowire FETS are employed.
A particular decoder is used in order to produce a interface between CMOS and nano
component. Nanowires are addressed through microwires.
2.1.3 CMOL
CMOL is combination of nano-arrays and CMOS technology [20]. Nano-arrays are
placed on top of CMOS die in order to increase density of the whole circuit. CMOS
is used as an inverter and gain mechanism. CMOL uses a NOR-logic and can be used
a signal router or memory array. Crosspoints are programmable diodes. A generic
diagram of CMOL approach is given in Figure 2.2.
Connection between top nano-array and down CMOS technology is practiced with
different sized metal pins. The most challenging part of the CMOL is the production
of metal pins an integration of two layer.
2.1.4 FPNI
Field-programmable Nanowire Interconnect is proposed to tackle issues on connection
of nano-arrays and CMOS [3]. Diagram of FPNI is shown in Figure 2.3.
10
Figure 2.3 : CMOL and FPNI [3]
The previously mentioned CMOL (left side) installs a nanowire nano-array on top of
CMOS circuit inverters. The nano-array is somewhat turned so that each nanowire is
connected to a pin expanding up from the CMOS layer. CMOS is supplying gain and
inversion.
The FPNI (right side) installs a sparser nano-array on top of CMOS gates and buffers.
Nanowires are also turned so that each one connects to only one pin, but configured
junctions (green, bottom panel) are used only for programmable interconnect, CMOS
performs all the logic.
In FPNI, logical computation is performed with CMOS tile. However, it has lower
density than CMOL approach due to the use of sparser nano-array. It can be said that
FPNI is generic form of CMOL technology.
11
3 
AND 
PLANE 
OR 
PLANE 
f = x1 x2  + 𝒙𝟏 x3 + x2 x4  
𝒙𝟏 𝒙𝟐 𝒙𝟑 𝒙𝟒 𝒙𝟏  
Figure 2.4 : Logic function mapping on a crossbar based switching array
2.2 Logic Implementation
In this study, logic computation method is approached with a technology independent
view. Appointments of logic elements in the model of this study are shown in figure
2.4. Only mapping of AND tiles are considered as a problem since it is a common
practice in literature.
Representation of logic function mapped on nano-array is a matrix model. Detailed
explanation of matrix model and used key concepts are given in section 1.4.
It should be noted that, changing the appointment of input and product output lines
does not alter the boolean function mapped on the nano-array. If the nano-array
in question is defect-free, all implementations created equal, however as mentioned
earlier in case of defective switches present in the array, defective switches should
be avoided or benefited in order to obtain a valid mapping of target function on the
defective nano-array. In Figure 2.5, swapping row and column of function matrix is
shown. Since functional switches shown with × in crossbar matrix can be matched
12
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0 1 0 1
1 0 0 1
 
1 0 1 0
0 1 1 0
1 1 0 1
 
f = x1 x2 x3 + x2 x4 + x1 x4 
x1         x2             x3         x4            1            2            3            4   
x1         x2             x4         x3           
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P1 
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γ 
× × × 0
× × × 0
× × × ×
 
α 
 
β 
 
γ 
 1            2            3            4   
× × × 0
× × × 0
× × × ×
 
Figure 2.5 : Logic function manipulation to find a valid mapping
with either switch in logic matrix, considering only defective switches is sufficient to
find a valid mapping.
Main distinction between conventional and emerging nano-array based computing lies
in the defective nature of the latter. Defect rates up to 15% is inside the margin of
projected results [27] considering the upcoming emerging nanoelectronic devices.
Random nature of defects gives nano-arrays used as a computing structure in this thesis
a unique character which is why they are called snowflakes in [23]. For this reason,
every nano-array needs to undergo individual tuning. In order to overcome financial
and time related issues, new electronic design tools and fast algorithms will be in great
demand.
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3. PERMANENT FAULT TOLERANCE
In this section, key concepts used in permanent defects and mapping algorithm are
explained. Aim is to find out whether it is possible or not to map a target function on
a given defective crossbar in the presence of permanent faults. Before the explanation
of the concepts, it should be noted that index approach is used in a distinct way for the
algorithm. Index means number of same matrix elements for a chosen value in a row
or column.
Algorithm fundamentally uses index representations of function and crossbar matrices
as well as row/column permutations and matchings. These concepts are explained as
follows.
3.1 Preliminaries
Row Index: The number of the same 0 or 1 valued elements in a matrix row. For
example, the row represented by P1 in Figure 3.1 has a row index of 3 for a chosen
value of 1.
Column Index: The number of the same 0 or 1 valued elements in a matrix column.
For example, the column represented by x1 in Figure 3.1 has a column index of 1 for a
chosen value of 0.
Row Index Set: A set of all row indices of a matrix for a chosen value of 0 or 1.
In Figure 3.1, rows represented by P1, P2, and P3 have row indices of 1, 2, and 2,
respectively, for a chosen value of 0. So its set of row indices is IR,F = {1,2,2} where
R stands for row and F stands for function.
Column Index Set: A set of all column indices of a matrix for a chosen value of 0 or
1. In Figure 3.1, columns represented by x1, x2, x3, and x4 have column indices of
2, 2, 1, and 2, respectively, for a chosen value of 1. So its set of column indices is
IC,F = {2,2,1,2} where C stands for column and F stands for function.
Row/Column Permutation: In order to find a valid mapping, defective switches of
a crossbar matrix which are denoted as 0 (stuck-open) or 1 (stuck-closed) must be
15
f = x1 x2 x3 + x2 x4 + x1 x4
x1 x2 x3 x4
P1
P2
P3
P3
P2
P1
α
β
γ
α
β
γ
1        2   3     4  x1 x2 x3 x4
1        2   3     4  
Function Matrix Crossbar Matrix
Figure 3.1 : Row and column permutations of the function matrix to obtain a valid
mapping.
matched with 0s (unused) and 1s (used) in a function matrix. Here, an important
property is that row and column permutations in the function matrix do not alter the
implemented function.
This is an important reconfigurability feature for fault tolerance as illustrated in Figure
3.1.
Row/Column Matching with Multiplication: In order to match two rows from function
and crossbar matrices, element-by-element multiplication is used. Functional switches
in the crossbar matrix can be matched with either 1s or 0s in the function matrix.
By representing functional switches with 0s and defective switches with 1s, matching
with element-by-element multiplying of the rows can be achieved. If the obtained row
is same as the crossbar row then there is a matching, all defective switches tolerated;
otherwise there is no matching. Figure 3.2 illustrates an example for a valid matching
between the first rows of the matrices.
3.2 Previous Approach
In the previous work [28] of the author, two heuristics are employed to find
a valid matching between logic and crossbar matrix: element-by-element matrix
multiplication and double index set comparison.
16
Function Matrix Crossbar Matrix
f = x1 x3 x5 + x2 x3 + x3 x4
x1 x2 x3 x4            x5 1          2          3          4          5   
α
β
γ
α
P1
P2
P3
P1
P1 . α
=
α
Figure 3.2 : Element-by-element multiplication of the rows represented by P1 and α;
there is a matching.
First method is similar to matching with multiplication and only difference is using
multi-dimensional arrays instead of rows. Second method produces an invariant for a
matrix which is constant for all the permutation of the matrix. By comparing the two
double index set, it is possible to conclude if there is a matching. In short, previous
approach adopts multi-dimensional arrays as a core element of matching problem.
In this study [29], one-dimensional arrays are used, rows of a matrix, as matching
elements. The reason for preference of this method over the previous one is that for
large-scale target functions although multi-dimensionality reduces the computational
load and provides more information, probability of mismatches increases.
During extensive experimental study for different benchmark circuits with varying
sizes, it is found that multi-dimensional approach require more reconfiguration of given
target function than one-dimensional backtracking process. Since the reconfiguration
affects more elements due to the multi-dimensional arrays, the advantages diminish
compared with the increase in the probability of mismatch occurrence.
3.3 Proposed Algorithm
Permanent defects are determined before mapping the logic function on a crossbar
so the positions of defective switches are known beforehand which is expressed as a
17
 Input: Function and crossbar (defective) matrices 
Output: “YES” if the matrices are matched; “NO” otherwise 
Step 1 Sorting: Sort function and crossbar matrices 
according to the row and column index sets.  
Step 2 Matching: Starting from the top row in the function 
matrix, perform matching with multiplication by 
advancing search from the top row to the bottom row 
of the crossbar matrix. If all of the function rows are 
matched then return “YES”. 
Step 3 Backtracking: If no matching is found for a function 
row then search previously matched crossbar rows 
from top to bottom. If a matching is found then repeat 
Step 2 by excluding the already matched rows.  
Step 4 Repeating: If no matching is found then repeat Step 2 
(and Step 3) for 3000 times by randomly applying a 
pairwise crossbar column permutation. If a matching 
cannot be found under 3000 trials, then return “NO”. 
Figure 3.3 : Outline of the proposed algorithm.
defect map in the similar works in literature. Since defects are known in advance, it is
possible to manipulate logic function according to the crossbar.
The verbal outline of algorithm is shown in Figure 3.3. Detailed explanation of steps
will be given.
It should be noted that the algorithm chooses the row or column with the minimum
size as a constant part of the search process. In explanation of the algorithm steps, an
example with column permutation staying the same is demonstrated. If the size of the
row would be smaller, row permutation would stay the same. If the logic function has
N x M size, determination of which dimension would take the constant permutation is
chosen with the result of min{N,M}.
The purpose of choosing minimum dimension is decreasing the probability of
mismatches. In section 5, the aspect ratio relation of algorithm runtime will be
presented in detail.
In addition, since the algorithm is symmetric, it is not important whether search is
advancing through rows or columns provided that smaller dimension stays the same.
1. Step: Sort function and crossbar matrices according to the row and column index
sets.
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Function Matrix Function Matrix
(Sorted)
12  12   15   16   11 16  15   12   12   11
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3
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3
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4
4
4
4
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4
4
4
4
4
4
3
3
3
3
3
3
3
3
1
1
(a) (b)
Figure 3.4 : In the presence of stuck-closed defects, (a) function matrix and (b) its
sorted form.
Firstly, row and column index sets for logic and crossbar matrix are found. The most
defective row and columns are determined with the information provided by them.
After that, rows and columns are aligned in order to improve the probability of a valid
matching.
It is shown in [14] [30] that, beginning with a constant permutation for one dimension
and advancing through another reduces the number of operations for finding a valid
mapping. The advantage of method is working with sorted matrices which decreases
the possibility of an unfavorable initial appointment. Sorting process is shown in
Figure 3.4.
2. Step: Starting from the top row in the function matrix, perform matching with
multiplication by advancing search from the top row to the bottom row of the crossbar
matrix. If all of the function rows are matched then return “YES”.
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Since function matrix and crossbar matrix is sorted considering the rows and columns
which have the most matchable elements and the rows and columns which have the
most defective elements respectively, probability of finding a valid matching increases
drastically.
3. Step: If no matching is found for a function row then search previously matched
crossbar rows from top to bottom. If a matching is found then repeat Step 2 by
excluding the already matched rows. (Backtracking).
In Figure 3.5, every row until P14 is matched with a row in crossbar matrix. However,
P14 cannot be matched with any of the unmatched rows (denoted with 0s), so previously
matched rows should be searched again. The matching for P14 is the 4th row of crossbar
matrix in Figure 3.5. So previously the 2nd row of function matrix was matched to the
this row and it should be included in search again.
Distinction of backtracking process is that, the 2nd row which is added to the search
is checked with the unmatched rows of crossbar matrix. This method prevents the
proposed algorithm to obtain a recursive character which expands the computational
load. If algorithm would check all the rows for 2nd row, a matching might be found
with an already matched row and it should be included in search again and the recursion
might cumulate drastically.
In case backtracking is not able to find a valid matching with unmatched rows of
crossbar matrix, column permutation is changed and search begins again which is the
4. step of the algorithm.
4. Step: If no matching is found then repeat Step 2 (and Step 3) for 3000 times by
randomly applying a pairwise crossbar column permutation. If a matching cannot be
found under 3000 trials, then return “NO”.
As mentioned before, sorted matrices are used to find a valid matching. Nevertheless,
in some cases no matching can be found even though backtracking search. When
such a case occurs, column permutation is changed in order to find a valid mapping.
Although, for most cases column permutation is not necessary. The number of column
permutations for example benchmark circuits in the section 5 will be given.
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13
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-
-
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Function Matrix
(Sorted)
Crossbar Matrix
(Sorted)
.
.
.
.  
Figure 3.5 : 0s show unmatched rows and the numbers show which row from the
function matrix is matched with the corresponding crossbar matrix row.
P14 cannot be matched with any of the unmatched rows.
Another point needs to be addressed is the reason behind the choice of 3000 trial
number.In order to maintain 95% succes rate it is essential to consider different
permutation due to the size of solution space.
A pseudo code of the proposed heuristic algorithm is depicted in Figure 3.6 below.
Parameters row_pattern and column_pattern indicate row and column permutations of
a function matrix, respectively. Establishing correct row and column patterns yields a
valid mapping of a target function into a defective crossbar.
3.4 Performance Evaluation
The algorithm uses a constant permutation for one dimension (column) and advancing
through the other one (row) that reduces the number of operations for finding a valid
mapping [14] [30].
Instead of using conventional two dimensional matchings of matrices, the algorithm
performs considerably faster one dimensional matrix row matchings. Motivation is that
21
the main problem of mapping target functions has many different solutions. Therefore
probable information lost in one dimensional check can be easily compensated;
backtracking and repeating is also for this purpose.
An important factor is the relation between logic inclusion ratio (IR) and fault rate. For
a constant IR between 30% and 40%, a typical range for standard benchmark functions,
the number of mapping solutions, so the performance of the algorithm, dramatically
decreases with an increase in the fault rate especially beyond 25%.
For fault rates below 20%, the algorithm works satisfactorily in terms of both run
time and accuracy with surpassing related algorithms in the literature. The algorithm’s
performance is also justified with a complexity analysis as follows.
Considering a function/crossbar matrix with a size of N ×M where N ≥ M. The
number of initial operations for every row checking is M for multiplication plus M
for comparison, so in total of 2M. Additionally, each function row is matched with N
crossbar rows, so 2M ·N operations are needed. In case of backtracking, another N
rows need to be checked that results in 2M · [N+N] operations. For all of the function
rows, there are N · [2M · [N+N]] operations. In the worst-case scenario, 3000 trials are
executed so the number of operations become 3000N · [2 ·M · [N+N]]. As a result the
algorithm works in O(M ·N2) time in the worst-case scenario.
22
Figure 3.6 : Pseudocode of proposed algorithm
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4. TRANSIENT FAULT TOLERANCE
Transient faults occur after the production and mapping of nano-arrays. Related to the
time domain, their tolerance can not be achieved by applying the same technique used
for permanent faults that is based on fault identification followed by reconfiguration.
Transient fault tolerance is purely based on redundancy. For nano-crossbar arrays,
redundancy is correlated with the logic inclusion ratio (IR) as well as the used
sum-of-product representations of target functions.
Similar to permanent faults, stuck-open and stuck-closed transient faults are
considered. It is supposed that target functions are implemented in irredundant
sum-of-products (ISOP) forms to minimize the number of used switches for cost
optimization in fabrication. It is also supposed that target functions are implemented
using optimal size nano-crossbars. Using these assumptions, analyse fault tolerance
performance of nano-crossbar arrays by considering the specifics of target functions
are analyzed. Figure 4.1 shows an example. A given target function f in ISOP form
is implemented with an optimal size fault free crossbar shown in Figure 4.1 (a). When
a stuck-open fault occurs on a used switch (denoted with 1s) as shown in Figure 4.1
(b), the corresponding literal is erased from the target function and the corresponding
matrix element becomes 0. In this example, since the new function f ′ is not equal to
the original function f , the fault cannot be tolerated. When a stuck-closed fault occurs
on an unused switch (denoted with 0s) as shown in Figure 4.1 (c), the corresponding
literal is added to the target function and the corresponding matrix element becomes 1.
Here, the new function f ′′ is equal to f , so the fault is tolerated.
4.1 Stuck-Open Faults
Stuck-open faults are tolerated iff they occur on unused switches. Faults on used
switches change the implemented functions; since ISOP forms of target functions
consisting of prime implicants is used, removing any literal from them results in a
new function. Fault tolerance performance FTso of an N×M crossbar can be directly
25
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f = x1 x2  + 𝒙𝟏 x3 + x2 x4  
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Stuck-open Transient Faults 
f’= x1 x2  +𝒙𝟏 x3 + x2 x4 
(a) 
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x1          x2              x3         x4         𝒙𝟏                       
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P3  
 
x1          x2              x3         x4         𝒙𝟏                       
Stuck-closed Transient Faults 
f = x1 x2  + 𝒙𝟏 x3 + x2 x4  
x1    x2       x3     x4    𝒙𝟏                       
f = x1 x2  + 𝒙𝟏 x3 + x2 x4  
x1    x2       x3     x4    𝒙𝟏                       
Figure 4.1 : Implementations in the presence of (a) no faults (b) stuck-open faults,
and (c) stuck-closed faults.
calculated by using
FTso = (1− pso)N·M·IR (4.1)
where pso is an independent stuck-open fault probability of each switch and IR is the
logic inclusion ratio.
4.2 Stuck-Closed Faults
It is shown that along with all stuck-closed faults occurring on used switches, faults
on unused switches can also be tolerated. This is illustrated in Figure 4.2 with a brief
summary of our tolerance analysis method. All possible positions of tolerable faults on
unused switches in the crossbar are determined. These positions, represented by added
1s in red in Figure 4.2, are determined by decreasing the number of rows that the faults
are seen. First, tolerable fault positions in single rows (products) are determined. For
the example in Figure 4.2 among 5 rows, representing 5 products of the target function,
3 of them have the positions. Therefore there are 3 matrices showing tolerable fault
positions. Analyzing the first matrix at the upper-left corner, it is concluded that a
stuck-closed fault in the first row at the right end of the crossbar can be tolerated;
ft1 = x1x2 x3+x2x3+x3 x4+x4x5+x1 x5 x2 = f . The same is valid for second and third
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Faults in 3 products
Faults in 1 product
1 1 0 0 0 0 0 𝟏
0 1 1 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 0 0
0 0 0 0 1 1 1 0
1 1 0 0 0 0 0 0
0 1 1 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 𝟏 0
0 0 0 0 1 1 1 0
f = x1 x2 + x2 x3 + 𝒙𝟑 x4 + x4 x5 +𝒙𝟏x5 𝒙𝟐
x1 x2 x3 x4 x5 𝒙𝟏 𝒙𝟐 𝒙𝟑
1 1 0 0 0 0 0 0
0 1 1 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 0 0
0 0 0 0 1 1 1 0
P1
P2
P3 
P4
P5
1 1 0 0 0 0 0 𝟏
0 1 1 0 0 𝟏 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 𝟏 0
0 0 0 0 1 1 1 0
= f 
= f = f 
≠ f 
1 1 0 0 0 0 0 0
0 1 1 0 0 𝟏 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 0 0
0 0 0 0 1 1 1 0
Faults in 2 products
1 1 0 0 0 0 0 𝟏
0 1 1 0 0 𝟏 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 0 0
0 0 0 0 1 1 1 0
≠ f 
1 1 0 0 0 0 0 𝟏
0 1 1 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 𝟏 0
0 0 0 0 1 1 1 0
= f 
1 1 0 0 0 0 0 0
0 1 1 0 0 𝟏 0 0
0 0 0 1 0 0 0 1
0 0 0 1 1 0 𝟏 0
0 0 0 0 1 1 1 0
= f 
Figure 4.2 : Tolerable faults and faults cannot be tolerated
matrix as well. Next, it is determined tolerable fault positions seen in three product.
There is no solution for faults in three products, so proceeding to the next step and
checking faults in two products are exercised. In order to find all possible positions of
tolerable faults, logic equivalences of Boolean expressions are exploited. Consider a
given target function f = P1 + ...+Pm in ISOP form. Stuck-closed faults on unused
switches add literals to the corresponding products that results in a new function. If
this function is equal to f , tolerance is achieved. Our main purpose is finding all
ft’s, corresponding tolerable fault positions in crossbars, that is equal to our beginning
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function f . Two examples of ft’s from Figure 4.2 are ft1 = x1x2 x3 + x1x2 + x3 x4 +
x4x5+ x1 x5 x2 and ft2 = x1x2+ x1x2 x1+ x3 x4+ x4x5+ x1 x5 x2.
Added products of literals, shown in red, are named as Pti’s; i represents the
corresponding product number. As an example, ft1 has Pt3 = x3; ft2 has Pt2 = x1.
A general form of ft’s can be represented as
ft{i,..,k} = P1+ ...+PiPti + ...+PkPtk + ...+Pm (4.2)
where the subscript of f , {i, ..,k} set shows which products have added literals
corresponding to faults.
Our method of finding all ft{i,..,k}’s that equal to f proceeds as follows. It is started with
finding ft{i}’s, 1≤ i≤ m only one product of f changed. Assuming found Pti, ...,Ptt , it
is checked ft{i,..,k} (faulty logic function containing all fault products) for equivalence.
If two function is equal to each other, the rest of fault products is not necessary to be
checked. If two function is not equal to each other, then advancement is carried out
through decrementing the number of fault products and equivalence is checked again.
Following theorem proves why it is not necessary to check all faulty logic functions if
ft{i,..,k} = f .
Theorem 1: If ft{i,..,k} = f , then for ∀x⊂ {i, ..,k} ftx = f .
Given theorem provides that when ft{i,..,k} = f , then all combination of ftis also satisfy
our tolerance condition and it is not necessary to check the rest of the faulty logic
functions. If only fault products (Ptis) can be found that satisfy fti = f condition, it can
determined that the rest of faulty logic functions.
In order to Determining Fault Products (Ptis) Found in ft{i}s firstly, the values which
makes f 6= ft{i} are established. It can be seen from Table 4.1, when Pi = 1 and Pti = 0
equivalence is not determined. Considering this case, if Pti is chosen according to the
following necessary and sufficient condition, equivalence is satisfied.
Theorem 2: Pti is the negation of single literal products or AND of them found in
f (Pi = 1)t{i} if and only if f = ft{i} .
If Pti’s are chosen according to given theorem, equivalence is satisfied. Proofs of the
theorems will be given in Section 4.4.
28
Table 4.1 : Equivalence of f and ft{i}
Pi-Pti f ft{i} Equivalence
1 - 1 f = ...+1+ ... ft{i} = ...+1.1+ . . . f = ft{i}
0 - 1 f = ...+0+ ... ft{i} = ...+0.1+ . . . f = ft{i}
0 - 0 f = ...+0+ ... ft{i} = ...+0.0+ . . . f = ft{i}
1 - 0 f = ...+1+ ... ft{i} = ...+1.0+ . . . undetermined
An example of given method is as follows:
Given an f = x1x2x3+x1x2x3+x1x2x3+x1x4+x2.x4+x3x5+x6x5, literal set of f , LS
= { x1,x2,x3,x4,x5,x6,x1,x2,x3,x4,x5.}.
1.step: Faults only occur in one product are found.
When P1 = 1, evaluation of the function as follows, f (P1 = 1)t{1} = x4+x6x5. Negation
of single literal products must be a member of LS, so the value of Pt1 = x4.
When P2 = 1, evaluation of the function as follows, f (P2 = 1)t{2} = x4 + x6x5, so the
value of Pt2 = x4
when P3 = 1, evaluation of the function as follows f (P3 = 1)t{3} = x5 + x6x5, so the
value of Pt3 = x5
when P4 = 1, evaluation of the function as follows, f (P4 = 1)t{4} = x2x3+x3x5+x6x5,
so Pt4 cannot have any value due to the no single literals.
When P5 = 1, evaluation of the function as follows, f (P5 = 1)t{5} = x1x3+x3x5+x6x5,
so Pt5 cannot have any value due to the no single literals.
when P6 = 1, evaluation of the function as follows, f (P6 = 1)t{6} = x1x2+x1x4+x2 x4,
so Pt6 cannot have any value due to the no single literals.
When P7 = 1, evaluation of the function as follows, f (P7 = 1)t{7} = x1x2x3+ x1x2x3+
x1x2x3+ x1x4+ x2 x4, so Pt7 cannot have any value due to the no single literals
2.Step: ft{1,2,3} will be checked which has fault products Pt1,Pt2 and Pt3 . As mentioned
before, if f = ft{1,2,3} then all combination of Ptis also satisfy equivalence. For
f = x1x2x3 + x1x2x3 + x1x2x3 + x1x4 + x2.x4 + x3x5 + x6x5 and ft{1,2,3} = x1x2x3x4 +
x1x2x3x4+ x1x2x3.x5+ x1x4+ x2.x4+ x3x5+ x6x5, f and ft{1,2,3} is equal to each other,
so every combination of Ptis as follows also equal to f .
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ft{1,2,3} = ft{1,2} = ft{1,3} = ft{2,3} = ft{1} = ft{2} = ft{3} = f show the positions of tolerable
stuck-closed faults.
As a general rule fault tolerance with a p fault rate can be stated as follows:
FTsc =
(
n
1
)
(1− p)Z−LS1 · pLS1 + ...+
(
n
n
)
(1− p)Z−LSn · pLSn (4.3)
n is number of fault products occur in one product, Z is number of zeros found in
function matrix and LSi is sum of literal number found in fault products
4.3 Failure Analysis of Benchmark Functions
In this section, results for transient faults tolerance performance of benchmark circuits
are presented. Table 4.2 shows the results of benchmark functions with respect to fault
rates and types. Performance values of benchmark functions are found with given
formulas in section 4. For stuck-open faults since it is not possible to tolerate any fault
occurs on a used switch, performance is directly related to number of switches used in
function. For stuck-closed faults, tolerable functions are obtained with the method in
section 4.
Stuck-open faults yield better results than stuck-closed faults. Reason behind that,
logic inclusion ratio of benchmark function is generally less than 50% which means
more possible position for stuck-closed faults. Also, since the number of tolerable
stuck-closed cases found with our theorem are not high enough to balance logic
inclusion ratio in favor of performance.
Table 4.2 : Performance of Benchmark Functions for Transient Faults with 5% Fault
Rate
Circuit Name Stuck-open Stuck-closed
Expected Perf. Actual Perf.
B12 1 23% 16% 21%
B12 6 19% 14% 16%
B12 7 19% 14% 19%
C17 0 73% 73% 77%
Dc1 2 54% 44% 53%
Dc1 6 73% 63% 66%
Misex1 7 48% 32% 35%
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4.4 Theorem Proofs
In this section the mentioned theorems used in finding tolerable equivalent logic
functions will be proven.
Theorem 1:If ft{i,..,k} = f , then for ∀x⊂ {i, ..,k} ftx = f .
Proof :Without loss of generality, lets prove this for ft{i,..k,l} and ft{i,..,k}
f = P1+ . . . +Pm
ft{i,..,k} = ...+PiPti + . . . +PkPtk + ...+Pl + ...+Pm
ft{i,..k,l} = ...+PiPti + . . . +PkPtk + ...+PlPtl + ...+Pm
Assuming when ft{i,..k,l} = f and ft{i,..,k} 6= f.
If ft{i,..k,l} = f for Pi = 1 evaluating the function ft{i,..k,l} = f = 1 and from our assumption
ft{i,..,k} 6= f and ft{i,..,k} = 0.
f (Pi = 1) = . . . +1+ ...P
′
m = 1
f (Pi = 1)t{i,..,k} = ...1Pti + . . . +P
′
kP
′
tk . . . +P
′
l + ...+P
′
m = 0
f (Pi = 1)t{i,..,k,l} = ...1Pti + . . . +P
′
kP
′
tk . . . +P
′
l P
′
tl + ...+P
′
m = 1
If f (Pi = 1)t{i,..,k} = 0, then Pti , P
′
kP
′
tk , P
′
l and other products must be 0. If these products
are used in f (Pi = 1)t{i,..,k,l} it also becomes 0 which contradicts with our assumption
f (P1 = 1)t{i,..,k,l} = f . This contradiction can be shown for other products as well.
Theorem 2: Pti is the negation of single literal products or AND of them found in
f (Pi = 1)t{i} , if and only if f = ft{i} .
Proof : The theorem provides a necessary and sufficient condition.
Sufficiency: If Pti = xk, then xk literal is a single product of f (Pi = 1)t{i} which can be
shown as f (Pi = 1)t{i} = ...+xk+P
′
m. When Pi = 1 and Pti = 0, literal of faulty product
Pti = xk = 0 and xk = 1. Evaluating f (Pi = 1)t{i} with given values f (Pi = 1)t{i} =
...+1+P
′
m = 1. Our condition for fault tolerance met.
If Pti = xk.xl, then xk and xl are single literal products of f (Pi = 1)t{i} which can be
shown as f (Pi = 1)t{i} = ...+ xk + xl +P
′
m. When Pi = 1 and Pti = 0, literals of faulty
product Pti = xk.xl = 0 and negation of Pti is xk + xl = 1. Evaluating f (Pi = 1)t{i} with
given values f (Pi = 1)t{i} = ...+1+P
′
m = 1. Our condition for fault tolerance met.
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Necessity: If ft{i} = f , then Pti is negation of single literal products or AND of them
found in f (Pi = 1)t{i} .
Lets assume Pti is not negation of single literal products or AND of them found in
f (Pi = 1)t{i} .
If f = ft{i} , when Pi = 1 and Pti = 0, then f (Pi = 1)t{i} must be 1. However since Pti
is not the negation of single literal products or AND of them found in f (Pi = 1)t{i} ,
so its literals must be a member of products which has two or more literals. f = ft{i}
condition cannot be met when other literals takes the value of 0 and f 6= ft{i} .
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5. EXPERIMENTAL RESULTS
Standard benchmark circuits (Lgsynth93) are used to measure defect tolerance
performances of nano-crossbars. Defect probability/rate of 15% ,which is estimated
limit in [27], is considered for each crosspoint independently.
Simulations are conducted in MATLAB without using any parallel computation.
Crossbars with random defects are produced with MATLAB’s predetermined matrix
generator according to the given defect rate. Uniform distribution is adopted for defect
occurrence or positions presented in defective nano-arrays
5.1 Algorithm Runtime and Success Rate
As stated before, optimal crossbars are used which means size of the function and
crossbar matrix is the same. Since crossbar based nano-arrays is an emerging
technology, production is more time consuming and expensive for larger scales. That’s
why, optimal size crossbars are used because it is important to realize a logic function
with a crossbar size as small as possible.
Furthermore, results with 1.5 times larger row and column size also are given which
is a common practice in related literature [15] [19] [17] due to the increased solution
space which reduces the computational load of the algorithms. As opposed to optimal
crossbars, possibility of finding a valid mapping with greater size increase drastically.
This can be explained with an example.
Firstly, assuming a 6x6 size logic function is to be mapped on a 6x6 defective crossbar.
Row and column permutation of logic function is 6!.6! = 518,400. Secondly, for
the same logic function a 9x9 size (1.5 times bigger) defective crossbar is used to be
mapped. Calculation of the all possible permutations of row and column is as such
9!
(9−6)! .
9!
(9−6)! = 3,657,830,400. It can be seen from the immense difference between
two results, it is highly likely to find a valid mapping with second approach. Therefore,
95% success rate is maintained for the runtime of benchmark function results.
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Figure 5.1 : Algorithm accuracy for optimal size crossbars
To obtain defect tolerance values, a sample size of around 600 is used for the accuracy
of the runtime results. Runtime fluctuation of results stabilize at this sample size.
All experiments run on a 1.70-GHz Intel Core i5 CPU (only single core used) with
4.00 GB memory. Comparison of valid mapping results with exhaustive search is
exercised to establish accuracy. Since it is intractable to implement exhaustive search
with crosssbar size larger than 7x7, only results pertaining to this limit are presented
in Figure 5.1. At the end, a 99% accuracy is obtained.
5.1.1 Runtime
Table 5.1 shows the runtime and success rate of proposed algorithm for benchmark
circuits with 15% defect rate. As can be seen from the table, increasing the crossbar
size effects the runtime of algorithm immensely. Also runtime and success rate results
with using bigger size crossbar is given and showed that the algorithm works very fast
for benchmark circuits table5 and t481 with great size.
In Table 5.2 and 5.3, runtime comparison of memetic algorithm and proposed heuristic
algorithm (HA) is given . As can be seen from the result, the runtime of the algorithm
does not fluctuate unless the size of logic function is altered. All the benchmark
functions have the same 40% logic inclusion ratio as well.
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Table 5.1 : Runtime (s) and Succes Rate (%) of Proposed Algorithm for Optimal and
1.5 time bigger crossbar size
Benchmark Size
Optimal Size 1.5 Greater Size
Psucc Avg Psucc Runtime
5xp1 75 x 14 100% 0.013 100% 0.003
inc 34 x 14 96% 0.18 100% 0.001
clip 167 x 18 100% 0.03 100% 0.01
misex2 50 x 29 100% 0.006 100% 0.002
9sym 87 x 18 100% 0.008 100% 0.005
bw 65 x 10 100% 0.01 100% 0.002
rd53 32 x 10 98% 0.007 100% 0.001
rd73 141 x 14 100% 0.035 100% 0.01
9sao 58 x 20 - - 100% 0.003
table5 158 x 34 - - 100% 0.02
t481 481 x 32 - - 100% 0.2
Another factor which has a strong effect on the runtime is ratio of row over column
size which is the aspect ratio of matrix. As stated before, the row or column with the
smaller size is chosen as a constant permutation. This is preferred in order to decrease
the probability of mismatches. However, when the size of the element with constant
permutation is increased, algorithm runtime do not increase linearly.
5.1.2 Success rate
A 95% success rate is maintained for benchmark results for crossbars with 1.5 times
greater size which means proposed algorithm should be able to find a valid mapping at
least 95% of the given sample size. Explanation of the drastic raise in the number of
solution space due to using crossbars with greater size than the logic function is given
previously. Because of this, it is reasonable to expect to find a valid mapping 95% of
the time.
Another point needs to be elaborated is the number of trials which is column
permutation. As it will be explained in section 5.2, initial sorting of matrices is
sufficient to find a valid mapping. However, in case of optimal crossbar further column
permutation necessary in order to find a valid mapping 95% of the sample size. When
the experiment is conducted with the trial numbers for optimum performance and
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Table 5.2 : Runtime Comparsion of Memetic Algrotihm and HA for 16 x 16
Benchmarks with 1.5 Bigger Size
No
MA/FA HA
Psucc Avg Psucc Runtime
1 100% 0.013 100% 0.002
2 100% 0.002 100% 0.001
3 100% 0.002 100% 0.001
4 100% 0.004 100% 0.001
5 100% 0.01 100% 0.001
6 100% 0.003 100% 0.001
7 100% 0.003 100% 0.001
8 100% 0.031 100% 0.001
9 100% 0.046 100% 0.001
10 100% 0.003 100% 0.001
11 100% 0.025 100% 0.001
12 100% 0.007 100% 0.001
13 100% 0.004 100% 0.001
14 100% 0.007 100% 0.001
15 100% 0.002 100% 0.001
16 100% 0.003 100% 0.001
17 100% 0.01 100% 0.001
18 100% 0.003 100% 0.001
19 100% 0.002 100% 0.001
20 100% 0.002 100% 0.001
success rate for the algorithm, it is concluded that 3000 trials is the most sensible
limit.
5.2 Effectiveness of Sorting
In the 3th step of algorithm, it is stated that if there is no matching between sorted logic
and crossbar matrix, column permutation needs to be changed. 3000 trials (number of
column permutations) is chosen for maintaining 95% success rate.
Simulation results showed that for optimal size crossbars, when the size of benchmark
circuit increase so does the number of permutation performed to find a valid mapping.
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Table 5.3 : Runtime Comparsion of Memetic Algrotihm and HA for 24 x 24
Benchmarks with 1.5 Bigger Size
No
MA/FA HA
Psucc Avg Psucc Runtime
1 100% 1.487 100% 0.002
2 100% 0.018 100% 0.001
3 100% 0.266 100% 0.002
4 100% 0.238 100% 0.002
5 100% 0.904 100% 0.001
6 100% 0.217 100% 0.002
7 100% 2.357 100% 0.001
8 100% 1.277 100% 0.001
9 100% 2.268 100% 0.002
10 100% 0.588 100% 0.002
11 100% 0.74 100% 0.002
12 100% 0.179 100% 0.002
13 100% 0.914 100% 0.002
14 100% 0.211 100% 0.001
15 100% 0.087 100% 0.001
16 100% 0.268 100% 0.002
17 100% 0.173 100% 0.001
18 100% 0.611 100% 0.002
19 100% 4.199 100% 0.002
20 100% 5.776 100% 0.001
As for the crossbars with 1.5 times bigger size, in average no column permutation is
performed to find a valid mapping which means first sorting is sufficient.
The number of permutations for each sample for benchmark circuits simulation is
demonstrated in Figure 5.2 for 50 samples. Results presented in Figure 5.2 is for
optimal crossbars. For relatively smaller size benchmark circuits, cumulation of
column permutations between 0 and 10 indicates the effectiveness of sorting even
for optimal size crossbar. However, the increase in the size of benchmark circuit,
column permutation increases for each sample. In Figure 5.2, clip is an example of the
mentioned case.
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Figure 5.2 : Number of permutation to find a valid mapping for each sample
In addition to the size and column permutation relationship, it should be emphasized
that, in case of crossbars with 1.5 times bigger size, initial sorting is sufficient for
finding a valid matching. In the simulation results, only 1% of the samples required
column permutation for valid mapping.
5.3 Runtime and Aspect Ratio Relationship
In section 3 the method of choosing which dimension of the logic matrix stays the
same is shown, which is the one with the minimum size, as the backtracking search
advances. The reason behind that is to decrease the possibility of mismatches. We first
explain this with using probability and then present the experimental results.
This can be explained with a quantitative example. Firstly, given a logic matrix with
40% logic inclusion ratio and a 36 x 10 size, according to the method of choice, column
permutation stays constant so every row needs to be matched has 10 elements. 40%
logic inclusion ratio means there are 4 element that can be matched with defective
elements in crossbar matrix. If the defect rate is 15%, then there are approximately
2 defective elements in every row of crossbar matrix which has the same size 36 x
10. In short, out of 10 elements there are 2 defective elements in crossbar matrix
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and 4 elements in logic matrix which can be matched with defective elements. The
number of different positions for mentioned elements can be calculated with C(10,4)
and C(10,2) which are 210 and 45. Secondly, given a logic matrix with 40% logic
inclusion ratio and 36 x 20 size. according to the the method of choice, column
permutation stays constant so every row needs to be matched has 20 elements. 40%
logic inclusion ratio means there are 8 element that can be matched with defective
elements in crossbar matrix. If the defect rate is 15%, then there are approximately 3
defective elements in every row of crossbar matrix which has the same size 36 x 20.
Using the same calculations, the number of different positions for mentioned elements
can be calculated with C(20,8) and C(20,3) which are 125,970 and 1,140.
In the fist example there are only 45 different position which means there is 45210 = 21%
chance a matching occurs between two rows. As for the second example, there are
1,140 different position which means there is only 1,140125,970 = 0.009% chance a matching
occurs between two rows. The drastic increase in the positions of defective elements
is the cause of mismatches.
In Figure 5.3, runtime change of proposed algorithm is given for logic function while
row dimension stays the same column dimension increases in the increment of 6. For
the sake of fairness, it is specified tha logic inclusion ratios as 40% for the all functions.
In Figure 5.3, while runtime of algorithm is 0.002s for the crossbar with size of 48 x
18, runtime result for the crossbar with size of 48 x 42 is close to 3s. It is clear from
the presented results, runtime expands non-linearly.
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6. CONCLUSION
In this study, a novel heuristic algorithm is proposed to evaluate defect tolerance
performances of nano-crossbar based switching arrays with permanent defects and
exercised as a defect-tolerant logic mapping for defective nano-crossbars. The
algorithm uses indexing and mapping techniques that eliminates considerable amount
of crossbar mapping permutations which is the main headache for related studies in
the literature. Runtime and success rate comparison of industrial benchmark circuits
oriented algorithm results are given for different algorithms.
In addition, a model for transient fault performance of logic functions is given with
formally finding tolerable equivalent functions. Failure analysis depicted that transient
fault tolerance of nano-crossbar alters from expected results and yields better results
for stuck-closed fault types. It is also shown that, mapping design can be calibrated
according to inherent defect types of crossbar. Considering the defect/fault types, logic
function can be manipulated in accordance with proposed method.
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